°ò¤_Quartus PrimeªºFPGA/CPLD¼Æ¦r¨t²Î³]p¹ê¨Ò¡]²Ä3ª©¡^ ( ²Åé ¦r) |
§@ªÌ¡G©P¼í´º,§õ§Ó,¼BÆA¬Ã | Ãþ§O¡G1. -> ¹q¤l¤uµ{ -> FPGA |
ĶªÌ¡G |
¥Xª©ªÀ¡G¹q¤l¤u·~¥Xª©ªÀ | 3dWoo®Ñ¸¹¡G 44929 ¸ß°Ý®ÑÄy½Ð»¡¥X¦¹®Ñ¸¹¡I¡i¯Ê®Ñ¡j NT°â»ù¡G 295 ¤¸ |
¥Xª©¤é¡G7/1/2016 |
¶¼Æ¡G384 |
¥úºÐ¼Æ¡G0 |
|
¯¸ªø±ÀÂË¡G |
¦L¨ê¡G¶Â¥Õ¦L¨ê | »y¨t¡G ( ²Åé ª© ) |
|
¥[¤JÁʪ«¨® ¢x¥[¨ì§Úªº³Ì·R (½Ð¥ýµn¤J·|û) |
ISBN¡G9787121294877 |
§@ªÌ§Ç¡@|¡@ĶªÌ§Ç¡@|¡@«e¨¥¡@|¡@¤º®e²¤¶¡@|¡@¥Ø¿ý¡@|¡@§Ç |
(²Åé®Ñ¤W©Òz¤§¤U¸ü³sµ²¯Ó®É¶O¥\, ®¤¤£¾A¥Î¦b¥xÆW, YŪªÌ»Ýn½Ð¦Û¦æ¹Á¸Õ, ®¤¤£«OÃÒ) |
§@ªÌ§Ç¡G |
ĶªÌ§Ç¡G |
«e¨¥¡G«e¨¥ ÀHµÛ¹q¤l§Þ³N¡Bpºâ¾÷À³¥Î§Þ³N©MEDA§Þ³Nªº¤£Â_µo®i¡A§Q¥ÎFPGA/CPLD¶i¦æ¼Æ¦r¨t²Îªº¶}µo¤w³Q¼sªxÀ³¥Î¤_³q«H¡B¯è¤Ñ¡BÂåÀø¹q¤l¡B¤u·~±±¨îµ¥»â°ì¡C»P¶Ç²Î¹q¸ô³]p¤èªk¬Û¤ñ¡AFPGA/CPLD¨ã¦³¥\¯à±j¤j¡B¶}µo¹Lµ{§ë¸ê¤Ö¡B©P´Áµu¡B«K¤_קï¡A¥H¤Î¶}µo¤u¨ã´¼¯à¤Æµ¥¯SÂI¡Cªñ¦~¨Ó¡AFPGA/CPLD¥«³õµo®i¨³³t¡A¦}¥BÀHµÛ¹q¤l¤uÃÀªº¤£Â_§ï¶i¡A§C¦¨¥»¡B°ª©Ê¯àªºFPGA/CPLD¾¹¥ó±À³¯¥X·s¡A±q¦Ó«P¨ÏFPGA/CPLD¦¨¬°·í¤µµw¥ó³]pªºº¿ï¤è¦¡¤§¤@¡C¼ô½m´x´¤FPGA/CPLD³]p§Þ³N¤w¸g¬O¹q¤l³]p¤uµ{®vªº°ò¥»n¨D¡C VHDL»y¨¥§@¬°°ê»Ú¼Ð·Çªºµw¥ó´yz»y¨¥¡A¥»®Ñ¹ê¨Ò¤¤ªº¤å¥»½s¿è§¡ªö¥ÎVHDL»y¨¥½s¼g¡A¦}¥B®Ñ¤¤¹ê¨Ò§¡³q¹L¥é¯u©Mµw¥ó´ú¸Õ¡C ¥»®Ñ¥Dn¥H¹ê¨Ò¬°¥D¨Ó¤¶²Ð¥HAltera¤½¥q±À¥XªºQuartus Prime 15úP1¬°³]p¥»OªºFPGA/CPLD¼Æ¦r¨t²Î³]p¡C®Ñ¤¤ªº¨Ò¤l¥]§t²³æªº¼Æ¦rÅÞ¿è¹q¸ô¹ê¨Ò¡B¼Æ¦r¨t²Î³]p¹ê¨Ò¤Î´_Âø¼Æ¦r¨t²Î³]p¹ê¨Ò¡A¥Ñ²L¤J²`¦a¤¶²Ð¤Fªö¥ÎQuartus Prime¶i¦æ¼Æ¦r¨t²Î¶}µoªº³]p¬yµ{¡B³]p«ä·Q©M³]p§Þ¥©¡C Quartus Prime¬OAltera¤½¥q³Ì·s±À¥Xªº²©R©Êªº³]p³n¥ó¡A¨ä«eºÝ¥Î¤á¬É±ªº¨Ï¥Î»P¥H«e³n¥óª©¥»ÁÙ¬O¦P¼Ëªº¤è«K¡A¦Ó¦b¦ZºÝ¼W¥[¤FSpectra-Q¤ÞÀº¡Aªö¥Î¤@²Õ§ó§Ö¡B§ó©ö¤_ÂX®iªº·sºâªk¡A«e©Ò¥¼¦³¦aÁYµu¤F½sĶ®É¶¡¡A´£°ª¤F³]p©Ê¯à¡C³o¤@¤ÞÀºÁ٨㦳¤À¼h¼Æ¾Ú®w¡A«O¯d¤FIP¼Ò¶ôªº¥¬§½¥¬½u¡A«OÃÒ¤F³]pªºÃ©w©Ê¡A¦P®ÉÁקK¤F¤£¥²nªº®É§Ç¦¬Àħë¤J¡AÁYµu¤F½sĶ®É¶¡¡CQuartus Prime³]p³n¥óÁÙ¦b¦hÓArria‘I 10³]p¤W®i¥Ü¤F·¥°ªªº³]p©Ê¯à©M³]p¤Hû®Ä¯à¡C ¥»®Ñ¦@¤À¬°12³¹¡A²Ä1³¹¤¶²Ð¤F¨Ï¥Î¥i½sµ{ÅÞ¿è¾¹¥ó¶i¦æ¼Æ¦r¨t²Î³]pªº°ò¥»·§©À¡A¥]¬A¼Æ¦r¶°¦¨¹q¸ô¡B¼Ð·ÇÅÞ¿è¾¹¥ó¡B¥i½sµ{ÅÞ¿è¾¹¥ó¡BCPLD©MFPGAµ¥ªº°ò¥»·§©À¡F²Ä2³¹¤¶²Ð¤FQuartus Primeªº¨Ï¥Î¤èªk¡A¥]¬Aì²z¹Ï½s¿è¡B¤å¥»½s¿è©M²V¦X½s¿èªº³]p¤èªk¡F²Ä3¡ã7³¹¤¶²Ð¤F²³æªº¼Æ¦r¹q¸ô¹ê¨Ò¡A¥]¬Aªù¹q¸ô¡B²Õ¦XÅÞ¿è¹q¸ô¡BIJµo¾¹¡B®É§ÇÅÞ¿è¹q¸ô¤Î¦sÀx¾¹ªº³]p¤èªk¡F²Ä8³¹¤¶²Ð¤F½Òµ{³]p¤¤¯A¤Îªº¼Æ¦r¨t²Î³]pS¨Ò¡A¨ÏŪªÌ¯à°÷¼ô½m¦a´x´¤Quartus Primeªº¨Ï¥Î¤èªk©M¼ô½m¹B¥ÎVHDL»y¨¥¡F²Ä9³¹¤¶²Ð¤F§»¥\¯à¼Ò¶ô¤ÎIP®Öªº¨Ï¥Î¤èªk©M²³æªºÀ³¥Î¹ê¨Ò¡F²Ä10³¹¤¶²Ð¤FModelSim¡BTimeQuest¡BSignalTap ¢º»PQuartus Primeªºµ²¦X¨Ï¥Î¤èªk¤Î²³æªºÀ³¥Î¹ê¨Ò¡AVHDLµw¥ó½Õ¸Õ¡A¥H¤Î¦bVHDL³]p·í¤¤¨Ï¥Î®w¼Ò¶ôªº¤èªk¡F²Ä11¡ã12³¹¤¶²Ð¤F¨âÓ¤j«¬¼Æ¦r¨t²Îªº³]p¹ê¨Ò¡A¨ÏŪªÌ§ó²`¤J¦a´x´¤¼Æ¦r¨t²Îªº³]p¤èªk¡C ¥»®Ñ¦@12³¹¡A¨ä¤¤²Ä1³¹¥Ñ§õ§Ót³d½s¼g¡A²Ä9³¹¥Ñ¼BÆA¬Ãt³d½s¼g¡A¨ä§E¥Ñ©P¼í´º±Ð±Ât³d½s¼g¡C¥þ®Ñ¥Ñ©P¼í´º²Î½Z¡B©w½Z¡C°Ñ¥[¥»®Ñ½s¼gªºÁÙ¦³Áú¥çÍÝ¡B¼B¥ÕÆF¡B¼Ô¦t¡B±i¤j¤s¡B¤ý¬xÆA¡B½±¸Ö«T¡B±i»®¡B³¯µÞ¡B¤«±´«G¡B±i¬õ±Ó¡B±iÄR±Ó©M©P·q¡A¦b¦¹ªí¥Ü·PÁ¡C ¥Ñ¤_§@ªÌ¤ô¥¦³¡A®Ñ¤¤Ãø§K¦s¦b¿ù»~©M¤£¨¬¤§³B¡A·q½ÐŪªÌ§åµû«ü¥¿¡C ½s µÛ ªÌ |
¤º®e²¤¶¡G¥»®Ñ¥HAltera¤½¥q¥þ·s±À¥XªºQuartus Prime 15.1¬°³]p¥»O¡Aµ²¦X¤j¶qªº¹ê¨Ò¨Ó¤¶²Ð°ò¤_FPGA/CPLD¼Æ¦r¨t²Îªº³]p¤èªk¡C®Ñ¤¤ªº¨Ò¤l¥]§t²³æªº¼Æ¦rÅÞ¿è¹q¸ô¹ê¨Ò¡B¼Æ¦r¨t²Î³]p¹ê¨Ò¤Î´_Âøªº¼Æ¦r±±¨î¨t²Î³]p¹ê¨Ò¡A¥Ñ²L¤J²`¦a¤¶²Ð¤Fªö¥ÎQuartus Prime 15.1¶i¦æ¼Æ¦r¨t²Î¶}µoªº³]p¬yµ{¡B³]p«ä·Q©M³]p§Þ¥©¡C |
¥Ø¿ý¡G²Ä1³¹ FPGA³]p°ò¦ 1.1 ¼Æ¦r¶°¦¨¹q¸ôªº¤ÀÃþ 1.2 ¼Ð·ÇÅÞ¿è¾¹¥ó 1.3 ¥i½sµ{ÅÞ¿è¾¹¥ó 1.4 Quartus Prime²¤¶ 1.5V HDLµ{§Ç²¤¶ ²Ä2³¹ Quartus Primeªº¨Ï¥Î 2.1 ì²z¹Ï³]p 2.2 ¤å¥»½s¿è 2.3 ²V¦X½s¿è¡]¦Û©³¦V¤W¡^ 2.4 ²V¦X½s¿è¡]¦Û³»¦V¤U¡^ ²Ä3³¹ ªù¹q¸ô³]pS¨Ò 3.1 »P«Dªù¹q¸ô 3.2 ©Î«Dªù¹q¸ô 3.3 ²§©Îªù¹q¸ô 3.4 ¤TºAªù¹q¸ô 3.5 ³æ¦VÁ`½u½w¨R¾¹ 3.6 Âù¦VÁ`½u½w¨R¾¹ ²Ä4³¹ ²Õ¦XÅÞ¿è¹q¸ô³]pS¨Ò 4.1 ½s½X¾¹ 4.2 Ķ½X¾¹ 4.3 ¼Æ¾Ú¿ï¾Ü¾¹ 4.4 ¼Æ¾Ú¤À°t¾¹ 4.5 ¼ÆȤñ¸û¾¹ 4.6 ¥[ªk¾¹ 4.7 ´îªk¾¹ ²Ä5³¹ IJµo¾¹³]pS¨Ò 5.1 RSIJµo¾¹ 5.2 JKIJµo¾¹ 5.3 DIJµo¾¹ 5.4 TIJµo¾¹ ²Ä6³¹ ®É§ÇÅÞ¿è¹q¸ô³]pS¨Ò 6.1 ¦P¨Bp¼Æ¾¹ 6.2 ²§¨Bp¼Æ¾¹ 6.3 ´îªkp¼Æ¾¹ 6.4 ¥i°fp¼Æ¾¹ 6.5 ¥iÅܼÒp¼Æ¾¹ 6.6 ±H¦s¾¹ 6.7 Âê¦s¾¹ 6.8 ²¾¦ì±H¦s¾¹ 6.9 ¶¶§Ç¯ß¨Rµo¥Í¾¹ 6.10 §Ç¦C«H¸¹µo¥Í¾¹ 6.11 ¤ÀÀW¾¹ ²Ä7³¹ ¦sÀx¾¹³]pS¨Ò 7.1 ¥uŪ¦sÀx¾¹¡]ROM¡^ 7.2 ÀH¾÷¦sÀx¾¹¡]RAM¡^ 7.3 °ï´Ì 7.4 FIFO ²Ä8³¹ ¼Æ¦r¨t²Î³]pS¨Ò 8.1 ¶]°¨¿O³]p 8.2 8¦ì¼Æ½X±½´yÅã¥Ü¹q¸ô³]p 8.3 4¡Ñ4Áä½L±½´y¹q¸ô³]p 8.4 ¼Æ¦rÀW²vp 8.5 ¥â¥ã²y´åÀ¸¾÷ 8.6 ¥æ³q±±¨î¾¹ 8.7 ¼Æ¦rÄÁ 8.8 ¦Û°Ê°â³f¾÷ 8.9 ¥X¯²¨®p¶O¾¹ 8.10 ¹q±è±±¨î¾¹ ²Ä9³¹ ¥i°Ñ¼Æ¤Æ§»¼Ò¶ô¤ÎIP®Öªº¨Ï¥Î 9.1 ROM¡BRAM¡BFIFOªº¨Ï¥Î 9.2 ¼ªk¾¹¡BÂê¬ÛÀôªº¨Ï¥Î 9.3 ¥¿©¶«H¸¹µo¥Í¾¹ªº³]p 9.4 NCO IP®Öªº¨Ï¥Î ²Ä10³¹ ²`¤J¨Ï¥ÎQuartus ¢º¶}µo³n¥ó 10.1 ¨Ï¥ÎModelSimªi§Î½s¿è¾¹¹ïVHDL³]p¶i¦æ¥é¯u 10.2 TimeQuest®É§Ç¤ÀªR»öªº¥Îªk 10.3 SignalTap ¢º´O¤J¦¡ÅÞ¿è¤ÀªR»öªº¨Ï¥Î 10.4 VHDLµw¥ó³]p½Õ¸Õ 10.5 ¦bVHDL³]p¤¤¨Ï¥Î®w¼Ò¶ô ²Ä11³¹ °ò¤_FPGAªº®gÀW¼öÀø¨t²Î 11.1 ¸~½F¼öÀøªº¥Íª«¾Ç»Pª«²z§Þ³N·§½× 11.2 ·Å«×³õ¯S©Êªº¥é¯u 11.3 ®gÀW¼öÀø¨t²Î³]p 11.4 ¨t²Îµw¥ó¹q¸ô³]p 11.5 ³n¥ó¹ê²{ 11.6 ·Å«×³õ´ú¶q»P±±¨îªº¹êÅç 11.7 µ²½× ²Ä12³¹ °ò¤_FPGAªºª½¬y¹q°Ê¾÷¦øªA¨t²Î 12.1 ¹q°Ê¾÷±±¨îµo®i±¡ªp 12.2 ¨t²Î±±¨îì²z 12.3 ºâªk³]p 12.4 ¨t²Îµw¥ó³]pì²z 12.5 ¨t²Î³n¥ó³]pì²z 12.6 ¨t²Î½Õ¸Õ¤Îµ²ªG¤ÀªR 12.7 µ²½× |
§Ç¡G |